Searched refs:lanes (Results 1 – 7 of 7) sorted by relevance
/haiku/src/add-ons/accelerants/intel_extreme/ |
H A D | FlexibleDisplayInterface.h | 25 void EnablePLL(uint32 lanes); 45 void EnablePLL(uint32 lanes); 71 uint32* lanes, 73 status_t Train(display_timing* target, uint32 lanes); 76 status_t _NormalTrain(uint32 lanes); 77 status_t _IlkTrain(uint32 lanes); 78 status_t _SnbTrain(uint32 lanes); 79 status_t _ManualTrain(uint32 lanes); 80 status_t _AutoTrain(uint32 lanes);
|
H A D | FlexibleDisplayInterface.cpp | 92 FDITransmitter::EnablePLL(uint32 lanes) in EnablePLL() argument 104 value |= FDI_DP_PORT_WIDTH(lanes); in EnablePLL() 182 FDIReceiver::EnablePLL(uint32 lanes) in EnablePLL() argument 199 value |= FDI_DP_PORT_WIDTH(lanes); in EnablePLL() 247 FDILink::PreTrain(display_timing* target, uint32* linkBandwidth, uint32* lanes, uint32* bitsPerPixe… in PreTrain() argument 283 *lanes = (bps + (*linkBandwidth * 8) - 1) / (*linkBandwidth * 8); in PreTrain() 285 *lanes = ((read32(txControl) & FDI_DP_PORT_WIDTH_MASK) >> FDI_DP_PORT_WIDTH_SHIFT) + 1; in PreTrain() 287 TRACE("%s: FDI Link Lanes: %" B_PRIu32 "\n", __func__, *lanes); in PreTrain() 289 if (*lanes > 4) { in PreTrain() 327 FDILink::Train(display_timing* target, uint32 lanes) in Train() argument [all …]
|
H A D | Ports.cpp | 1036 uint32 lanes = 0; in SetDisplayMode() local 1039 link->PreTrain(&target->timing, &linkBandwidth, &lanes, &bitsPerPixel); in SetDisplayMode() 1040 fPipe->SetFDILink(target->timing, linkBandwidth, lanes, bitsPerPixel); in SetDisplayMode() 1041 link->Train(&target->timing, lanes); in SetDisplayMode() 1281 uint32 lanes = 0; in SetDisplayMode() local 1284 link->PreTrain(&hardwareTarget, &linkBandwidth, &lanes, &bitsPerPixel); in SetDisplayMode() 1285 fPipe->SetFDILink(hardwareTarget, linkBandwidth, lanes, bitsPerPixel); in SetDisplayMode() 1286 link->Train(&hardwareTarget, lanes); in SetDisplayMode() 1484 uint32 lanes = 0; in SetDisplayMode() local 1487 link->PreTrain(&target->timing, &linkBandwidth, &lanes, &bitsPerPixel); in SetDisplayMode() [all …]
|
H A D | Pipes.h | 46 uint32 lanes,
|
H A D | Pipes.cpp | 234 Pipe::SetFDILink(const display_timing& timing, uint32 linkBandwidth, uint32 lanes, uint32 bitsPerPi… in SetFDILink() argument 249 if (lanes > 4) { in SetFDILink() 253 TRACE("%s: FDI/PIPE link with %" B_PRIx32 " lane(s) in use\n", __func__, lanes); in SetFDILink() 256 uint64 linkspeed = lanes * linkBandwidth * 8; in SetFDILink()
|
/haiku/data/system/data/fortunes/ |
H A D | Law | 325 [22.17b]: "Learning to change lanes takes time and patience. The best recommendation that can be ma…
|
/haiku/src/data/ids/ |
H A D | pci.ids | 14775 # 32-lanes 24-ports Gen.2 14777 # 32-lanes 24-ports Gen.2 23280 0016 SIS1100e with 4 lanes
|