Searched refs:AR_PHY_TIMING2 (Results 1 – 5 of 5) sorted by relevance
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5416/ |
H A D | ar5416phy.h | 141 #define AR_PHY_TIMING2 0x9810 /* Timing Control 2 */ macro
|
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/contrib/ath_hal/ar9300/ |
H A D | ar9300_spectral.c | 185 OS_REG_RMW_FIELD(ah, AR_PHY_TIMING2, AR_PHY_TIMING2_DC_OFFSET, 0); in ar9300_disable_dc_offset() 549 OS_REG_RMW_FIELD(ah, AR_PHY_TIMING2, AR_PHY_TIMING2_DC_OFFSET, in ar9300_stop_spectral_scan()
|
H A D | ar9300_misc.c | 2020 data4 = OS_REG_READ(ah, AR_PHY_TIMING2) & in ar9300_ppm_force() 2022 OS_REG_WRITE(ah, AR_PHY_TIMING2, in ar9300_ppm_force() 2033 data4 = OS_REG_READ(ah, AR_PHY_TIMING2) & ~AR_PHY_TIMING2_USE_FORCE_PPM; in ar9300_ppm_un_force() 2034 OS_REG_WRITE(ah, AR_PHY_TIMING2, data4); in ar9300_ppm_un_force() 2077 OS_REG_READ(ah, AR_PHY_TIMING2) & in ar9300_ppm_get_force_state()
|
H A D | ar9300_reset.c | 4847 OS_REG_READ(ah, AR_PHY_TIMING2) & in ar9300_reset() 4992 tmp_reg = OS_REG_READ(ah, AR_PHY_TIMING2) & in ar9300_reset() 4994 OS_REG_WRITE(ah, AR_PHY_TIMING2, tmp_reg | save_force_val); in ar9300_reset() 5375 ahp->ah_dc_offset = MS(OS_REG_READ(ah, AR_PHY_TIMING2), in ar9300_reset()
|
H A D | ar9300phy.h | 44 #define AR_PHY_TIMING2 AR_CHAN_OFFSET(BB_timing_controls_2) macro
|