Home
last modified time | relevance | path

Searched refs:OS_REG_READ (Results 1 – 25 of 102) sorted by relevance

12345

/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/contrib/ath_hal/ar9300/
H A Dar9300_tx99_tgt.c150 … OS_REG_WRITE(ah, AR_PHY_ANALOG_SWAP, OS_REG_READ(ah, AR_PHY_ANALOG_SWAP) | AR_PHY_SWAP_ALT_CHAIN); in ar9300_tx99_tgt_chainmsk_setup()
157 … OS_REG_WRITE(ah, AR_PHY_ANALOG_SWAP, OS_REG_READ(ah, AR_PHY_ANALOG_SWAP) | AR_PHY_SWAP_ALT_CHAIN); in ar9300_tx99_tgt_chainmsk_setup()
164 …OS_REG_WRITE(ah, AR_PHY_TST_DAC_CONST, OS_REG_READ(ah, AR_PHY_TST_DAC_CONST) | (0x7ff<<11) | 0x7ff… in ar9300_tx99_tgt_set_single_carrier()
165 …OS_REG_WRITE(ah, AR_PHY_TEST_CTL_STATUS, OS_REG_READ(ah, AR_PHY_TEST_CTL_STATUS) | (1<<7) | (1<<1)… in ar9300_tx99_tgt_set_single_carrier()
166 …OS_REG_WRITE(ah, AR_PHY_ADDAC_PARA_CTL, (OS_REG_READ(ah, AR_PHY_ADDAC_PARA_CTL) | (1<<31) | (1<<15… in ar9300_tx99_tgt_set_single_carrier()
171 OS_REG_WRITE(ah, AR_PHY_65NM_CH0_RXTX2, OS_REG_READ(ah, AR_PHY_65NM_CH0_RXTX2) in ar9300_tx99_tgt_set_single_carrier()
174 OS_REG_WRITE(ah, AR_PHY_65NM_CH0_TOP, OS_REG_READ(ah, AR_PHY_65NM_CH0_TOP) in ar9300_tx99_tgt_set_single_carrier()
176 OS_REG_WRITE(ah, AR_PHY_65NM_CH0_TOP2, (OS_REG_READ(ah, AR_PHY_65NM_CH0_TOP2) in ar9300_tx99_tgt_set_single_carrier()
180 OS_REG_WRITE(ah, AR_HORNET_CH0_TOP, OS_REG_READ(ah, AR_HORNET_CH0_TOP) in ar9300_tx99_tgt_set_single_carrier()
182 OS_REG_WRITE(ah, AR_HORNET_CH0_TOP2, (OS_REG_READ(ah, AR_HORNET_CH0_TOP2) in ar9300_tx99_tgt_set_single_carrier()
[all …]
H A Dar9300_misc.c314 tsf = OS_REG_READ(ah, AR_TSF_U32); in ar9300_get_tsf64()
315 tsf = (tsf << 32) | OS_REG_READ(ah, AR_TSF_L32); in ar9300_get_tsf64()
332 return OS_REG_READ(ah, AR_TSF_L32); in ar9300_get_tsf32()
338 return OS_REG_READ(ah, AR_TSF2_L32); in ar9300_get_tsf2_32()
350 while (OS_REG_READ(ah, AR_SLP32_MODE) & AR_SLP32_TSF_WRITE_STATUS) { in ar9300_reset_tsf()
390 reg = OS_REG_READ(ah, AR_STA_ID1); in ar9300_set_basic_rate()
407 nf = (OS_REG_READ(ah, AR_PHY(25)) >> 19) & 0x1ff; in ar9300_get_random_seed()
411 return (OS_REG_READ(ah, AR_TSF_U32) ^ in ar9300_get_random_seed()
412 OS_REG_READ(ah, AR_TSF_L32) ^ nf); in ar9300_get_random_seed()
429 v = OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_SREV)) & AR_SREV_ID; in ar9300_detect_card_present()
[all …]
H A Dar9300_interrupts.c42 host_isr = OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_INTR_ASYNC_CAUSE)); in ar9300_is_interrupt_pending()
47 host_isr = OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_INTR_SYNC_CAUSE)); in ar9300_is_interrupt_pending()
124 async_cause = OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_INTR_ASYNC_CAUSE)); in ar9300_get_pending_interrupts()
131 (OS_REG_READ(ah, AR_RTC_STATUS) & AR_RTC_STATUS_M) == in ar9300_get_pending_interrupts()
134 isr = OS_REG_READ(ah, AR_ISR); in ar9300_get_pending_interrupts()
148 ah->ah_intrstate[0] = OS_REG_READ(ah, AR_ISR); in ar9300_get_pending_interrupts()
149 ah->ah_intrstate[1] = OS_REG_READ(ah, AR_ISR_S0); in ar9300_get_pending_interrupts()
150 ah->ah_intrstate[2] = OS_REG_READ(ah, AR_ISR_S1); in ar9300_get_pending_interrupts()
151 ah->ah_intrstate[3] = OS_REG_READ(ah, AR_ISR_S2); in ar9300_get_pending_interrupts()
152 ah->ah_intrstate[4] = OS_REG_READ(ah, AR_ISR_S3); in ar9300_get_pending_interrupts()
[all …]
H A Dar9300_recv.c34 return OS_REG_READ(ath, AR_HP_RXDP); in ar9300_get_rx_dp()
36 return OS_REG_READ(ath, AR_LP_RXDP); in ar9300_get_rx_dp()
91 __func__, OS_REG_READ(ah, AR_OBS_BUS_1)); in ar9300_set_rx_abort()
122 org_value = OS_REG_READ(ah, AR_MACMISC); in ar9300_stop_dma_receive()
134 OS_REG_READ(ah, AR_DMADBG_7)); in ar9300_stop_dma_receive()
142 if ((OS_REG_READ(ah, AR_CR) & AR_CR_RXE) == 0) { in ar9300_stop_dma_receive()
153 OS_REG_READ(ah, AR_CR), in ar9300_stop_dma_receive()
154 OS_REG_READ(ah, AR_DIAG_SW)); in ar9300_stop_dma_receive()
212 u_int32_t bits = OS_REG_READ(ah, AR_RX_FILTER); in ar9300_get_rx_filter()
213 u_int32_t phybits = OS_REG_READ(ah, AR_PHY_ERR); in ar9300_get_rx_filter()
[all …]
H A Dar9300_gpio.c402 gpio_in = OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_GPIO_IN)); in ar9300_gpio_get()
463 reg_val = OS_REG_READ(ah, regs[i]); in ar9300_gpio_set_intr()
477 reg_val = OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_GPIO_INTR_POL)); in ar9300_gpio_set_intr()
490 reg_val = OS_REG_READ(ah, regs[i]); in ar9300_gpio_set_intr()
508 return OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_GPIO_INTR_POL)); in ar9300_gpio_get_polarity()
530 OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_INTR_SYNC_CAUSE_CLR)); in ar9300_gpio_set_polarity()
580 OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_GPIO_OUT))); in ar9300_gpio_show()
583 OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_GPIO_IN))); in ar9300_gpio_show()
586 OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_GPIO_OE_OUT))); in ar9300_gpio_show()
589 OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_GPIO_OE1_OUT))); in ar9300_gpio_show()
[all …]
H A Dar9300_keycache.c65 u_int32_t val = OS_REG_READ(ah, AR_KEYTABLE_MAC1(entry)); in ar9300_is_key_cache_entry_valid()
90 key_type = OS_REG_READ(ah, AR_KEYTABLE_TYPE(entry)); in ar9300_reset_key_cache_entry()
271 pwrmgt = OS_REG_READ(ah, AR_KEYTABLE_TYPE(entry)) & AR_KEYTABLE_PWRMGT; in ar9300_set_key_cache_entry()
290 OS_REG_READ(ah, AR_KEYTABLE_TYPE(micentry)) & AR_KEYTABLE_PWRMGT; in ar9300_set_key_cache_entry()
421 val = OS_REG_READ(ah, AR_PCU_MISC); in ar9300_enable_keysearch_always()
435 entry[i] = OS_REG_READ(ah, AR_KEYTABLE_KEY0(n) + i * 4); in ar9300_dump_keycache()
531 if ((OS_REG_READ(ah, AR_KEYTABLE_KEY0(entry)) == key0) && in ar9300_check_key_cache_entry()
532 (OS_REG_READ(ah, AR_KEYTABLE_KEY1(entry)) == key1) && in ar9300_check_key_cache_entry()
533 (OS_REG_READ(ah, AR_KEYTABLE_KEY2(entry)) == key2) && in ar9300_check_key_cache_entry()
534 (OS_REG_READ(ah, AR_KEYTABLE_KEY3(entry)) == key3) && in ar9300_check_key_cache_entry()
[all …]
H A Dar9300_power.c40 val = OS_REG_READ(ah, AR_MCAST_FIL0); in ar9300_wowoffload_post()
45 val = OS_REG_READ(ah, AR_MCAST_FIL1); in ar9300_wowoffload_post()
68 val = OS_REG_READ(ah, reg); in ar9300_wowoffload_add_mcast_filter()
157 rc_lower = OS_REG_READ(ah, AR_WOW_TXBUF(0)); in ar9300_wowoffload_retrieve_data()
158 rc_upper = OS_REG_READ(ah, AR_WOW_TXBUF(1)); in ar9300_wowoffload_retrieve_data()
162 rc_lower = OS_REG_READ(ah, AR_WOW_TXBUF(2)); in ar9300_wowoffload_retrieve_data()
163 rc_upper = OS_REG_READ(ah, AR_WOW_TXBUF(3)); in ar9300_wowoffload_retrieve_data()
167 *(u_int32_t *)buf = OS_REG_READ(ah, AR_WOW_TXBUF(4)); in ar9300_wowoffload_retrieve_data()
176 int mbox_status = OS_REG_READ(ah, AR_MBOX_CTRL_STATUS); in ar9300_wowoffload_download_rekey_data()
400 int mbox_status = OS_REG_READ(ah, AR_MBOX_CTRL_STATUS); in ar9300_wow_offload_handshake()
[all …]
H A Dar9300_spectral.c65 val = OS_REG_READ(ah, AR_PHY_MODE); in ar9300_disable_cck()
77 val = OS_REG_READ(ah, AR_PHY_RADAR_0); in ar9300_disable_radar()
91 val = OS_REG_READ(ah, AR_PHY_RADAR_EXT); in ar9300_disable_radar()
94 val = OS_REG_READ(ah, AR_RX_FILTER); in ar9300_disable_radar()
102 val = OS_REG_READ(ah, AR_PHY_RESTART); in ar9300_disable_restart()
106 val = OS_REG_READ(ah, AR_PHY_RESTART); in ar9300_disable_restart()
112 val = OS_REG_READ(ah, AR_PHY_RADAR_EXT); in ar9300_set_radar_dc_thresh()
117 val = OS_REG_READ(ah, AR_PHY_RADAR_EXT); in ar9300_set_radar_dc_thresh()
159 val = OS_REG_READ(ah, AR_PHY_TIMING5); in ar9300_disable_strong_signal()
348 val = OS_REG_READ(ah, AR_PHY_SPECTRAL_SCAN); in ar9300_configure_spectral_scan()
[all …]
H A Dar9300_xmit.c57 txcfg = OS_REG_READ(ah, AR_TXCFG); in ar9300_update_tx_trig_level()
241 ahp->ah_mask2Reg = OS_REG_READ(ah, AR_IMR_S2); in set_tx_q_interrupts()
541 return OS_REG_READ(ah, AR_QTXDP(q)); in ar9300_get_tx_dp()
579 npend = OS_REG_READ(ah, AR_QSTS(q)) & AR_Q_STS_PEND_FR_CNT; in ar9300_num_tx_pending()
586 if (OS_REG_READ(ah, AR_Q_TXE) & (1 << q)) { in ar9300_num_tx_pending()
592 if (OS_REG_READ(ah, AR_Q_RDYTIMESHDN) & (1 << q)) { in ar9300_num_tx_pending()
654 OS_REG_READ(ah, AR_QSTS(q)), in ar9300_stop_tx_dma()
655 OS_REG_READ(ah, AR_Q_TXE), in ar9300_stop_tx_dma()
656 OS_REG_READ(ah, AR_Q_TXD), in ar9300_stop_tx_dma()
657 OS_REG_READ(ah, AR_QCBRCFG(q))); in ar9300_stop_tx_dma()
[all …]
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5416/
H A Dar5416_spectral.c53 val = OS_REG_READ(ah, AR_PHY_RADAR_0); in ar5416DisableRadar()
67 val = OS_REG_READ(ah, AR_PHY_RADAR_EXT); in ar5416DisableRadar()
70 val = OS_REG_READ(ah, AR_RX_FILTER); in ar5416DisableRadar()
90 val = OS_REG_READ(ah, AR_PHY_SPECTRAL_SCAN); in ar5416ConfigureSpectralScan()
155 val = OS_REG_READ(ah, AR_PHY_SPECTRAL_SCAN); in ar5416GetSpectralParams()
166 val = OS_REG_READ(ah, AR_PHY_RADAR_1); in ar5416GetSpectralParams()
175 val = OS_REG_READ(ah, AR_PHY_SPECTRAL_SCAN); in ar5416IsSpectralActive()
184 val = OS_REG_READ(ah, AR_PHY_SPECTRAL_SCAN); in ar5416IsSpectralEnabled()
196 val = OS_REG_READ(ah, AR_PHY_SPECTRAL_SCAN); in ar5416StartSpectralScan()
200 val = OS_REG_READ(ah, AR_PHY_SPECTRAL_SCAN); in ar5416StartSpectralScan()
[all …]
H A Dar5416_interrupts.c45 isr = OS_REG_READ(ah, AR_INTR_ASYNC_CAUSE); in ar5416IsInterruptPending()
49 isr = OS_REG_READ(ah, AR_INTR_SYNC_CAUSE); in ar5416IsInterruptPending()
86 isr = OS_REG_READ(ah, AR_ISR); in ar5416GetPendingInterrupts()
88 if ((OS_REG_READ(ah, AR_INTR_ASYNC_CAUSE) & AR_INTR_MAC_IRQ) && in ar5416GetPendingInterrupts()
89 (OS_REG_READ(ah, AR_RTC_STATUS) & AR_RTC_STATUS_M) == AR_RTC_STATUS_ON) in ar5416GetPendingInterrupts()
90 isr = OS_REG_READ(ah, AR_ISR); in ar5416GetPendingInterrupts()
96 o_sync_cause = sync_cause = OS_REG_READ(ah, AR_INTR_SYNC_CAUSE); in ar5416GetPendingInterrupts()
106 ah->ah_intrstate[1] = OS_REG_READ(ah, AR_ISR_S0); in ar5416GetPendingInterrupts()
107 ah->ah_intrstate[2] = OS_REG_READ(ah, AR_ISR_S1); in ar5416GetPendingInterrupts()
108 ah->ah_intrstate[3] = OS_REG_READ(ah, AR_ISR_S2); in ar5416GetPendingInterrupts()
[all …]
H A Dar5416_gpio.c72 tmp = OS_REG_READ(ah, addr); in cfgOutputMux()
124 reg = OS_REG_READ(ah, AR_GPIO_OE_OUT); in ar5416GpioCfgOutput()
149 reg = OS_REG_READ(ah, AR_GPIO_OE_OUT); in ar5416GpioCfgInput()
169 reg = OS_REG_READ(ah, AR_GPIO_IN_OUT); in ar5416GpioSet()
193 bits = MS(OS_REG_READ(ah, AR_GPIO_IN_OUT), AR9287_GPIO_IN_VAL); in ar5416GpioGet()
195 bits = MS(OS_REG_READ(ah, AR_GPIO_IN_OUT), AR9285_GPIO_IN_VAL); in ar5416GpioGet()
197 bits = MS(OS_REG_READ(ah, AR_GPIO_IN_OUT), AR928X_GPIO_IN_VAL); in ar5416GpioGet()
199 bits = MS(OS_REG_READ(ah, AR_GPIO_IN_OUT), AR_GPIO_IN_VAL); in ar5416GpioGet()
217 val = MS(OS_REG_READ(ah, AR_INTR_ASYNC_ENABLE), in ar5416GpioSetIntr()
222 mask = MS(OS_REG_READ(ah, AR_INTR_ASYNC_MASK), in ar5416GpioSetIntr()
[all …]
H A Dar5416_misc.c112 low1 = OS_REG_READ(ah, AR_TSF_L32); in ar5416GetTsf64()
113 u32 = OS_REG_READ(ah, AR_TSF_U32); in ar5416GetTsf64()
114 low2 = OS_REG_READ(ah, AR_TSF_L32); in ar5416GetTsf64()
152 v = OS_REG_READ(ah, AR_SLP32_MODE); in ar5416SetTsf64()
175 v = OS_REG_READ(ah, AR_SLP32_MODE); in ar5416ResetTsf()
187 return (OS_REG_READ(ah, AR_PHY_CURRENT_RSSI) & 0xff); in ar5416GetCurRssi()
188 return (OS_REG_READ(ah, AR9130_PHY_CURRENT_RSSI) & 0xff); in ar5416GetCurRssi()
222 uint32_t rc = OS_REG_READ(ah, AR_RCCNT); in ar5416GetMibCycleCounts()
223 uint32_t ec = OS_REG_READ(ah, AR_EXTRCCNT); in ar5416GetMibCycleCounts()
224 uint32_t rf = OS_REG_READ(ah, AR_RFCNT); in ar5416GetMibCycleCounts()
[all …]
H A Dar5416_radar.c85 val = OS_REG_READ(ah, AR_PHY_RADAR_0); in ar5416GetDfsThresh()
96 val = OS_REG_READ(ah, AR_PHY_RADAR_1); in ar5416GetDfsThresh()
101 pe->pe_extchannel = !! (OS_REG_READ(ah, AR_PHY_RADAR_EXT) & in ar5416GetDfsThresh()
104 pe->pe_usefir128 = !! (OS_REG_READ(ah, AR_PHY_RADAR_1) & in ar5416GetDfsThresh()
106 pe->pe_blockradar = !! (OS_REG_READ(ah, AR_PHY_RADAR_1) & in ar5416GetDfsThresh()
108 pe->pe_enmaxrssi = !! (OS_REG_READ(ah, AR_PHY_RADAR_1) & in ar5416GetDfsThresh()
111 (OS_REG_READ(ah, AR_PHY_RADAR_0) & AR_PHY_RADAR_0_ENA); in ar5416GetDfsThresh()
112 pe->pe_enrelpwr = !! (OS_REG_READ(ah, AR_PHY_RADAR_1) & in ar5416GetDfsThresh()
114 pe->pe_en_relstep_check = !! (OS_REG_READ(ah, AR_PHY_RADAR_1) & in ar5416GetDfsThresh()
127 val = OS_REG_READ(ah, AR_PHY_RADAR_0); in ar5416EnableDfs()
[all …]
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5212/
H A Dar5212_interrupts.c41 return (OS_REG_READ(ah, AR_INTPEND) == AR_INTPEND_TRUE); in ar5212IsInterruptPending()
60 isr = OS_REG_READ(ah, AR_ISR); in ar5212GetPendingInterrupts()
63 uint32_t isr2 = OS_REG_READ(ah, AR_ISR_S2); in ar5212GetPendingInterrupts()
75 isr = OS_REG_READ(ah, AR_ISR_RAC); in ar5212GetPendingInterrupts()
89 isr0 = OS_REG_READ(ah, AR_ISR_S0_S); in ar5212GetPendingInterrupts()
92 isr1 = OS_REG_READ(ah, AR_ISR_S1_S); in ar5212GetPendingInterrupts()
114 AH_PRIVATE(ah)->ah_fatalState[1] = OS_REG_READ(ah, AR_ISR_S0_S); in ar5212GetPendingInterrupts()
115 AH_PRIVATE(ah)->ah_fatalState[2] = OS_REG_READ(ah, AR_ISR_S1_S); in ar5212GetPendingInterrupts()
116 AH_PRIVATE(ah)->ah_fatalState[3] = OS_REG_READ(ah, AR_ISR_S2_S); in ar5212GetPendingInterrupts()
117 AH_PRIVATE(ah)->ah_fatalState[4] = OS_REG_READ(ah, AR_ISR_S3_S); in ar5212GetPendingInterrupts()
[all …]
H A Dar5212_recv.c37 return OS_REG_READ(ath, AR_RXDP); in ar5212GetRxDP()
49 HALASSERT(OS_REG_READ(ah, AR_RXDP) == rxdp); in ar5212SetRxDP()
75 OS_REG_READ(ah, AR_CR), in ar5212StopDmaReceive()
76 OS_REG_READ(ah, AR_DIAG_SW)); in ar5212StopDmaReceive()
94 OS_REG_READ(ah, AR_DIAG_SW) &~ AR_DIAG_RX_DIS); in ar5212StartPcuReceive()
108 OS_REG_READ(ah, AR_DIAG_SW) | AR_DIAG_RX_DIS); in ar5212StopPcuReceive()
134 val = OS_REG_READ(ah, AR_MCAST_FIL1); in ar5212ClrMulticastFilterIndex()
137 val = OS_REG_READ(ah, AR_MCAST_FIL0); in ar5212ClrMulticastFilterIndex()
154 val = OS_REG_READ(ah, AR_MCAST_FIL1); in ar5212SetMulticastFilterIndex()
157 val = OS_REG_READ(ah, AR_MCAST_FIL0); in ar5212SetMulticastFilterIndex()
[all …]
H A Dar5212_gpio.c48 OS_REG_READ(ah, AR_GPIOCR) | AR_GPIOCR_CR_A(gpio)); in ar5212GpioCfgOutput()
62 (OS_REG_READ(ah, AR_GPIOCR) &~ AR_GPIOCR_CR_A(gpio)) in ar5212GpioCfgInput()
78 reg = OS_REG_READ(ah, AR_GPIODO); in ar5212GpioSet()
93 uint32_t val = OS_REG_READ(ah, AR_GPIODI); in ar5212GpioGet()
110 val = OS_REG_READ(ah, AR_GPIOCR); in ar5212GpioSetIntr()
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5210/
H A Dar5210_misc.c70 (void) OS_REG_READ(ah, AR_EP_AIR(off)); /* activate read op */ in ar5210EepromRead()
77 *data = OS_REG_READ(ah, AR_EP_RDATA) & 0xffff; in ar5210EepromRead()
166 (OS_REG_READ(ah, AR_GPIOCR) &~ AR_GPIOCR_ALL(gpio)) in ar5210GpioCfgOutput()
181 (OS_REG_READ(ah, AR_GPIOCR) &~ AR_GPIOCR_ALL(gpio)) in ar5210GpioCfgInput()
197 reg = OS_REG_READ(ah, AR_GPIODO); in ar5210GpioSet()
212 uint32_t val = OS_REG_READ(ah, AR_GPIODI); in ar5210GpioGet()
226 uint32_t val = OS_REG_READ(ah, AR_GPIOCR); in ar5210Gpio0SetIntr()
251 val = OS_REG_READ(ah, AR_PCICFG); in ar5210SetLedState()
275 uint32_t val = OS_REG_READ(ah, AR_STA_ID1); in ar5210GetDefAntenna()
282 uint32_t val = OS_REG_READ(ah, AR_STA_ID1); in ar5210SetDefAntenna()
[all …]
H A Dar5210_recv.c37 return OS_REG_READ(ah, AR_RXDP); in ar5210GetRxDP()
70 if ((OS_REG_READ(ah, AR_CR) & AR_CR_RXE) == 0) in ar5210StopDmaReceive()
76 ath_hal_printf(ah, "AR_CR=0x%x\n", OS_REG_READ(ah, AR_CR)); in ar5210StopDmaReceive()
77 ath_hal_printf(ah, "AR_DIAG_SW=0x%x\n", OS_REG_READ(ah, AR_DIAG_SW)); in ar5210StopDmaReceive()
89 OS_REG_READ(ah, AR_DIAG_SW) & ~(AR_DIAG_SW_DIS_RX)); in ar5210StartPcuReceive()
99 OS_REG_READ(ah, AR_DIAG_SW) | AR_DIAG_SW_DIS_RX); in ar5210StopPcuReceive()
124 val = OS_REG_READ(ah, AR_MCAST_FIL1); in ar5210ClrMulticastFilterIndex()
127 val = OS_REG_READ(ah, AR_MCAST_FIL0); in ar5210ClrMulticastFilterIndex()
144 val = OS_REG_READ(ah, AR_MCAST_FIL1); in ar5210SetMulticastFilterIndex()
147 val = OS_REG_READ(ah, AR_MCAST_FIL0); in ar5210SetMulticastFilterIndex()
[all …]
H A Dar5210_reset.c117 ledstate = OS_REG_READ(ah, AR_PCICFG) & in ar5210Reset()
154 OS_REG_WRITE(ah, AR_PCICFG, OS_REG_READ(ah, AR_PCICFG) | ledstate); in ar5210Reset()
170 (void) OS_REG_READ(ah, AR_ISR); /* cleared on read */ in ar5210Reset()
175 (void) OS_REG_READ(ah, AR_BSR); /* cleared on read */ in ar5210Reset()
223 (OS_REG_READ(ah, AR_PHY(10)) & 0xFFFF00FF) | in ar5210Reset()
229 (OS_REG_READ(ah, AR_PHY(17)) & 0xFFFFC07F) | in ar5210Reset()
232 (OS_REG_READ(ah, AR_PHY(18)) & 0xFFFC0FFF) | in ar5210Reset()
235 (OS_REG_READ(ah, AR_PHY(25)) & 0xFFF80FFF) | in ar5210Reset()
238 (OS_REG_READ(ah, AR_PHY(68)) & 0xFFFFFFFC) | in ar5210Reset()
256 OS_REG_READ(ah, AR_PHY_AGCCTL) | AR_PHY_AGC_CAL); in ar5210Reset()
[all …]
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar9002/
H A Dar9285_cal.c72 regList[i][1] = OS_REG_READ(ah, regList[i][0]); in ar9285_hw_pa_cal()
74 regVal = OS_REG_READ(ah, 0x7834); in ar9285_hw_pa_cal()
77 regVal = OS_REG_READ(ah, 0x9808); in ar9285_hw_pa_cal()
93 ccomp_org = MS(OS_REG_READ(ah, AR9285_AN_RF2G6), AR9285_AN_RF2G6_CCOMP); in ar9285_hw_pa_cal()
102 regVal = OS_REG_READ(ah, 0x7834); in ar9285_hw_pa_cal()
106 regVal = OS_REG_READ(ah, 0x7834); in ar9285_hw_pa_cal()
108 reg_field = MS(OS_REG_READ(ah, 0x7840), AR9285_AN_RXTXBB1_SPARE9); in ar9285_hw_pa_cal()
115 reg_field = MS(OS_REG_READ(ah, AR9285_AN_RF2G9), AR9285_AN_RXTXBB1_SPARE9); in ar9285_hw_pa_cal()
117 offs_6_1 = MS(OS_REG_READ(ah, AR9285_AN_RF2G6), AR9285_AN_RF2G6_OFFS); in ar9285_hw_pa_cal()
118 offs_0 = MS(OS_REG_READ(ah, AR9285_AN_RF2G3), AR9285_AN_RF2G3_PDVCCOMP); in ar9285_hw_pa_cal()
[all …]
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5211/
H A Dar5211_recv.c37 return OS_REG_READ(ah, AR_RXDP); in ar5211GetRxDP()
49 HALASSERT(OS_REG_READ(ah, AR_RXDP) == rxdp); in ar5211SetRxDP()
73 , OS_REG_READ(ah, AR_CR) in ar5211StopDmaReceive()
74 , OS_REG_READ(ah, AR_DIAG_SW) in ar5211StopDmaReceive()
90 OS_REG_READ(ah, AR_DIAG_SW) & ~(AR_DIAG_SW_DIS_RX)); in ar5211StartPcuReceive()
100 OS_REG_READ(ah, AR_DIAG_SW) | AR_DIAG_SW_DIS_RX); in ar5211StopPcuReceive()
125 val = OS_REG_READ(ah, AR_MCAST_FIL1); in ar5211ClrMulticastFilterIndex()
128 val = OS_REG_READ(ah, AR_MCAST_FIL0); in ar5211ClrMulticastFilterIndex()
145 val = OS_REG_READ(ah, AR_MCAST_FIL1); in ar5211SetMulticastFilterIndex()
148 val = OS_REG_READ(ah, AR_MCAST_FIL0); in ar5211SetMulticastFilterIndex()
[all …]
H A Dar5211_interrupts.c36 return OS_REG_READ(ah, AR_INTPEND) != 0; in ar5211IsInterruptPending()
53 isr = OS_REG_READ(ah, AR_ISR_RAC); in ar5211GetPendingInterrupts()
83 AH_PRIVATE(ah)->ah_fatalState[1] = OS_REG_READ(ah, AR_ISR_S0_S); in ar5211GetPendingInterrupts()
84 AH_PRIVATE(ah)->ah_fatalState[2] = OS_REG_READ(ah, AR_ISR_S1_S); in ar5211GetPendingInterrupts()
85 AH_PRIVATE(ah)->ah_fatalState[3] = OS_REG_READ(ah, AR_ISR_S2_S); in ar5211GetPendingInterrupts()
86 AH_PRIVATE(ah)->ah_fatalState[4] = OS_REG_READ(ah, AR_ISR_S3_S); in ar5211GetPendingInterrupts()
87 AH_PRIVATE(ah)->ah_fatalState[5] = OS_REG_READ(ah, AR_ISR_S4_S); in ar5211GetPendingInterrupts()
124 (void) OS_REG_READ(ah, AR_IER); /* flush write to HW */ in ar5211SetInterrupts()
H A Dar5211_misc.c80 *data = OS_REG_READ(ah, AR_EEPROM_DATA) & 0xffff; in ar5211EepromRead()
201 reg = OS_REG_READ(ah, AR_GPIOCR); in ar5211GpioCfgOutput()
219 reg = OS_REG_READ(ah, AR_GPIOCR); in ar5211GpioCfgInput()
237 reg = OS_REG_READ(ah, AR_GPIODO); in ar5211GpioSet()
252 uint32_t val = OS_REG_READ(ah, AR_GPIODI); in ar5211GpioGet()
266 uint32_t val = OS_REG_READ(ah, AR_GPIOCR); in ar5211GpioSetIntr()
300 (OS_REG_READ(ah, AR_PCICFG) &~ in ar5211SetLedState()
333 low1 = OS_REG_READ(ah, AR_TSF_L32); in ar5211GetTsf64()
334 u32 = OS_REG_READ(ah, AR_TSF_U32); in ar5211GetTsf64()
335 low2 = OS_REG_READ(ah, AR_TSF_L32); in ar5211GetTsf64()
[all …]
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5312/
H A Dar5315_gpio.c45 (OS_REG_READ(ah, gpioOffset+AR5315_GPIODIR) &~ AR5315_GPIODIR_M(gpio)) in ar5315GpioCfgOutput()
62 (OS_REG_READ(ah, gpioOffset+AR5315_GPIODIR) &~ AR5315_GPIODIR_M(gpio)) in ar5315GpioCfgInput()
79 reg = OS_REG_READ(ah, gpioOffset+AR5315_GPIODO); in ar5315GpioSet()
96 uint32_t val = OS_REG_READ(ah, gpioOffset+AR5315_GPIODI); in ar5315GpioGet()
114 val = OS_REG_READ(ah, gpioOffset+AR5315_GPIOINT); in ar5315GpioSetIntr()

12345