Home
last modified time | relevance | path

Searched refs:CR67 (Results 1 – 2 of 2) sorted by relevance

/haiku/src/add-ons/accelerants/s3/
H A Dvirge_mode.cpp31 uint8 CR63, CR65, CR66, CR67, CR68, CR69, CR6D; // Video attrib. member
290 WriteCrtcReg(0x67, regRec.CR67 & ~0x0c); // Don't enable STREAMS in Virge_WriteMode()
372 WriteCrtcReg(0x67, regRec.CR67); in Virge_WriteMode()
544 regRec.CR67 = 0x00; // defaults in Virge_ModeInit()
549 regRec.CR67 = 0x00; // 8bpp, 135MHz in Virge_ModeInit()
551 regRec.CR67 = 0x10; // 8bpp, 220MHz in Virge_ModeInit()
554 regRec.CR67 = 0x40; // 16bpp, 135MHz in Virge_ModeInit()
556 regRec.CR67 = 0x50; // 16bpp, 220MHz in Virge_ModeInit()
566 regRec.CR67 = 0x00; in Virge_ModeInit()
568 regRec.CR67 = 0x50; in Virge_ModeInit()
[all …]
H A Dsavage_mode.cpp29 uint8 CR65, CR66, CR67, CR69; member
525 WriteCrtcReg(0x67, regRec.CR67 & ~0x0e); // no STREAMS yet old and new in Savage_WriteMode()
592 WriteCrtcReg(0x67, regRec.CR67 & ~0x0e); // no streams for new and old streams engines in Savage_WriteMode()
632 WriteCrtcReg(0x67, regRec.CR67); in Savage_WriteMode()
675 regRec.CR67 = 0x00; in Savage_ModeInit()
680 regRec.CR67 = 0x10; // 8bpp, 2 pixels/clock in Savage_ModeInit()
682 regRec.CR67 = 0x00; // 8bpp, 1 pixel/clock in Savage_ModeInit()
688 regRec.CR67 = 0x30; // 15bpp, 2 pixel/clock in Savage_ModeInit()
690 regRec.CR67 = 0x20; // 15bpp, 1 pixels/clock in Savage_ModeInit()
696 regRec.CR67 = 0x50; // 16bpp, 2 pixel/clock in Savage_ModeInit()
[all …]